Formal Verification of Floating-Point Hardware Design

Formal Verification of Floating-Point Hardware Design
Author :
Publisher : Springer
Total Pages : 388
Release :
ISBN-10 : 9783319955131
ISBN-13 : 3319955136
Rating : 4/5 (31 Downloads)

Book Synopsis Formal Verification of Floating-Point Hardware Design by : David M. Russinoff

Download or read book Formal Verification of Floating-Point Hardware Design written by David M. Russinoff and published by Springer. This book was released on 2018-10-13 with total page 388 pages. Available in PDF, EPUB and Kindle. Book excerpt: This is the first book to focus on the problem of ensuring the correctness of floating-point hardware designs through mathematical methods. Formal Verification of Floating-Point Hardware Design advances a verification methodology based on a unified theory of register-transfer logic and floating-point arithmetic that has been developed and applied to the formal verification of commercial floating-point units over the course of more than two decades, during which the author was employed by several major microprocessor design companies. The book consists of five parts, the first two of which present a rigorous exposition of the general theory based on the first principles of arithmetic. Part I covers bit vectors and the bit manipulation primitives, integer and fixed-point encodings, and bit-wise logical operations. Part II addresses the properties of floating-point numbers, the formats in which they are encoded as bit vectors, and the various modes of floating-point rounding. In Part III, the theory is extended to the analysis of several algorithms and optimization techniques that are commonly used in commercial implementations of elementary arithmetic operations. As a basis for the formal verification of such implementations, Part IV contains high-level specifications of correctness of the basic arithmetic instructions of several major industry-standard floating-point architectures, including all details pertaining to the handling of exceptional conditions. Part V illustrates the methodology, applying the preceding theory to the comprehensive verification of a state-of-the-art commercial floating-point unit. All of these results have been formalized in the logic of the ACL2 theorem prover and mechanically checked to ensure their correctness. They are presented here, however, in simple conventional mathematical notation. The book presupposes no familiarity with ACL2, logic design, or any mathematics beyond basic high school algebra. It will be of interest to verification engineers as well as arithmetic circuit designers who appreciate the value of a rigorous approach to their art, and is suitable as a graduate text in computer arithmetic.


Formal Verification of Floating-Point Hardware Design Related Books

Formal Verification of Floating-Point Hardware Design
Language: en
Pages: 388
Authors: David M. Russinoff
Categories: Technology & Engineering
Type: BOOK - Published: 2018-10-13 - Publisher: Springer

DOWNLOAD EBOOK

This is the first book to focus on the problem of ensuring the correctness of floating-point hardware designs through mathematical methods. Formal Verification
Formal Verification of Floating-Point Hardware Design
Language: en
Pages: 448
Authors: David M. Russinoff
Categories: Computers
Type: BOOK - Published: 2022-03-03 - Publisher: Springer Nature

DOWNLOAD EBOOK

This is the first book to focus on the problem of ensuring the correctness of floating-point hardware designs through mathematical methods. Formal Verification
Formal Methods for Hardware Verification
Language: en
Pages: 250
Authors: Marco Bernardo
Categories: Computers
Type: BOOK - Published: 2006-11-25 - Publisher: Springer

DOWNLOAD EBOOK

This book presents 8 papers accompanying the lectures of leading researchers given at the 6th edition of the International School on Formal Methods for the Desi
Correct Hardware Design and Verification Methods
Language: en
Pages: 439
Authors: Daniel Geist
Categories: Computers
Type: BOOK - Published: 2003-10-22 - Publisher: Springer

DOWNLOAD EBOOK

This book constitutes the refereed proceedings of the 12th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods
The Design and Formal Verification of an Integrated Circuit for Use in a Floating-point Systolic Array Fast Fourier Transform Processor
Language: en
Pages: 438